Algorithmic and Register-Transfer Level Synthesis: The by Donald E. Thomas, Elizabeth D. Lagnese, Robert A. Walker,

By Donald E. Thomas, Elizabeth D. Lagnese, Robert A. Walker, Jayanth V. Rajan, Robert L. Blackburn, John A. Nestor

Recently there was elevated curiosity within the improvement of computer-aided layout courses to aid the process point dressmaker of built-in circuits extra actively. Such layout instruments carry the promise of elevating the extent of abstraction at which an built-in circuit is designed, hence liberating the present designers from a number of the info of common sense and circuit point layout. The promise additional means that an entire new staff of designers in neighboring engineering and technological know-how disciplines, with some distance much less figuring out of built-in circuit layout, can also be in a position to bring up their productiveness and the performance of the platforms they layout. This promise has been made many times as each one new larger point of computer-aided layout instrument is brought and has time and again fallen wanting success. This booklet offers the result of learn aimed toward introducing but larger degrees of layout instruments that would inch the built-in circuit layout group in the direction of the success of that promise. 1. 1. SYNTHESIS OF built-in CmCUITS within the built-in circuit (Ie) layout method, a habit that meets sure requisites is conceived for a procedure, the habit is used to provide a layout by way of a suite of structural common sense components, and those good judgment parts are mapped onto actual devices. The layout strategy is impacted through a suite of constraints in addition to technological info (i. e. the common sense components and actual devices used for the design).

Show description

Read or Download Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench PDF

Similar microprocessors & system design books

Designing Embedded Systems with PIC Microcontrollers: Principles and Applications

This booklet is a hands-on creation to the rules and perform of embedded method layout utilizing the PIC microcontroller. choked with precious examples and illustrations, it offers an in-depth therapy of microcontroller layout, programming in either meeting language and C, and lines complex subject matters resembling networking and real-time working platforms.

Logic and Language Models for Computer Science

This article makes in-depth explorations of a huge variety of theoretical issues in machine technological know-how. It plunges into the functions of the summary techniques which will confront and deal with the skepticism of readers, and instill in them an appreciation for the usefulness of conception. A two-part presentation integrates common sense and formal language—both with purposes.

Extra info for Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench

Example text

In this example, a minimum of four registers will be required in the design. Figure 2-10. A Scheduled VT Data Path Allocation and Binding. Allocation is the process of creating a set of modules M and a set of links L that implement a design as illustrated in Figure 2-9 by the arc between the Algorithmic level of the Behavioral Domain and the Register-Transfer level of the Structural Domain. The modules in a design are usually chosen from a set of predefined abstract modules representing the different module types: functional units, storage elements, steering logic, and 40 Algorithmic and RT Level Synthesis controllers.

VTBODY TRANSFORMATIONS As described in Chapter 2, when the ISPS behavioral description is mapped onto the VT, procedures and labeled blocks of operations are mapped onto VT subgraphs called vtbodies. CALL and LEAVE operations are used to transfer the flow of control between these vtbodies, similar to the CALL and RETURN operations in many programming languages. The vtbody transformations allow the designer to remove and add CALLs between vtbodies by expanding vtbodies inline and forming new vtbodies.

ISPS has been used as a vehicle for a variety of tasks [Parker79] including description and documentation of computer hardware, as well as simulation and architectural verification. In the Workbench, it is employed for describing the behavior of a piece of hardware to be designed. Language Description. The basic memory element in ISPS is the carrier. A carrier has a name, a word structure, and a bit structure, and represents either architectural or temporary registers and arrays. In the ISPS description in Figure 2-3, the carriers include i, j, and vi.

Download PDF sample

Rated 4.56 of 5 – based on 44 votes