By Chenxin Zhang, Liang Liu, Viktor Öwall
This publication makes a speciality of domain-specific heterogeneous reconfigurable architectures, demonstrating for readers a computing platform that's versatile sufficient to aid a number of criteria, a number of modes, and a number of algorithms. The content material is multi-disciplinary, masking parts of instant communique, computing structure, and circuit layout. The platform defined presents real-time processing potential with moderate implementation rate, attaining balanced trade-offs between flexibility, functionality, and expenditures. The authors speak about effective layout tools for instant verbal exchange processing structures, from either an set of rules and structure layout point of view. insurance additionally comprises computing systems for various instant applied sciences and criteria, together with MIMO, OFDM, huge MIMO, DVB, WLAN, LTE/LTE-A, and 5G.
Read or Download Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing: From Algorithm to Architecture PDF
Similar microprocessors & system design books
This publication is a hands-on advent to the foundations and perform of embedded procedure layout utilizing the PIC microcontroller. filled with beneficial examples and illustrations, it provides an in-depth therapy of microcontroller layout, programming in either meeting language and C, and lines complex issues resembling networking and real-time working platforms.
This article makes in-depth explorations of a large variety of theoretical themes in laptop technological know-how. It plunges into the purposes of the summary techniques so as to confront and tackle the skepticism of readers, and instill in them an appreciation for the usefulness of concept. A two-part presentation integrates common sense and formal language—both with purposes.
- Microelectronic Systems: Circuits, Systems and Applications
- Assembly Language Programming: ARM Cortex-M3
- Advanced Memory Optimization Techniques for Low-Power Embedded Processors
- Embedded Systems: Real-Time Interfacing to Arm Cortex-M Microcontrollers
- Skew-Tolerant Circuit Design, 1st Edition
Extra info for Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing: From Algorithm to Architecture
The demapping block (not shown in Fig. 3) demaps the symbol stream from multiple antennas, removes pilots, and demaps data-carrying symbols back to the binary bit stream. 3 Domain Transformation Before sending data to the analog front-end at the transmitter, symbols from all narrowband subcarriers are collected and are simultaneously transformed to a timedomain signal using an Inverse fast Fourier transform (IFFT). Thereafter, CP is added to each OFDM symbol to protect data transmission from being interfered by ISI and ICI.
In light of the aforementioned property, a hierarchical network architecture is adopted that splits local and global communication into two separate networks, which are handled independently using different network topology and switching techniques. 8 illustrates an overview of the hierarchical NoC deployed in a 4 4 array. Communication between neighboring RCs (local) within each tile is performed using bi-directional dedicated links, whereas inter-tile global transfers are realized through a hierarchy of network routers structured in a tree topology using a static routing strategy, see shaded part in Fig.
Basics of wireless communication, such as symbol modulation and propagation channels, are not addressed but can be found in [13, 16], since the purpose of the present chapter is to highlight design challenges and point out baseband processing properties that can be exploited to achieve efficient hardware implementations. Worth mentioning is that this book mainly focuses on MIMO-OFDM systems because of their importance and popularity in contemporary wireless communication systems. However, support of other wireless technologies is a natural extension and can be easily mapped onto the presented reconfigurable cell array thanks to its flexible hardware infrastructure.